




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/05/17	Deciphered Date	2021/05/17	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List
Document Number				Rev
LA-H323P				W0.1
Date: Thursday, November 15, 2018				Sheet 3 of 59





Interleaved Memory







Figure 4-1. WHL U DDR4 SODIMM VREF-CA Overview







Notes:
1. To enable easy route, At DDR4 systems, DDR1_VREF_DQ is used as VREF_CA for Channel B.

Interleaved Memory





SMLOALERT# (Internal Pull Down):
eSPI or LPC
0 = LPC is selected for EC --> For KB9022/9032 Use
1 = eSPI is selected for EC --> For KB9032 Only.


<5,8,9,11,13,17,18,87> +3V_PRIM
<6,9,10,11,17,18,19,22,23,24,27,28,29,31,32,33,35,36,40,41,88,94> +3VS
<13> +3V_SPI




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/05/17	Deciphered Date	2021/05/17	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		WHL-U(3/12)SPI,ESPI,SMB,LPC		Rev V0.1	
Date		Monday, November 19, 2018		Sheet 7 of 59	








+1.05V_PRIM TO +1.05V_VCCST







+1.05V_PRIM TO +1.05VS_VCCSTG / +1.05VS_VCCIO




VccIO	**	V1.05A	15.5 mΩ	VccIO
VccST	SLP_S#	V1.05A	55.3 mΩ	VccST/VccPL
VccSTG	SLP_S# && CPU_C10_GATE#	V1.05A	525.0 mΩ	VccSTG


**Do not combine with VccSTG; 1.05V-10% allowed only on VCCIO; 5% additional Vdroop factored into LS RdsON


+1.2V_VDDQ TO +1.2VS_VCCPLL_OC




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/05/17	Deciphered Date	2021/05/17	Title	WHL-U(8/12)POWER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	LA-H323P
				Document Number	LA-H323P
				Date:	Monday, November 19, 2018
				Sheet	12 of 59








+1.05VS_VCCSTG
RC1157 1 @ 2 100K 0402 5% CFG0
Add Pull up Location 2018/6/26



Stall reset sequence after PCU PLL lock until de-asserted	
CFG0	1 : No Stall 0 : Stall

PCHLESS	MODE	(CRB)
Reserved	CFG	lane (EDS)
CFG1	1 : NORMAL 0 : PCHLESS	

PHYSICAL DEBUG ENABLED (DFX PRIVACY)	
CFG3	1 : DISABLED 0 : ENABLE




Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/05/17	Deciphered Date	2021/05/17	Title	WHL-U(12/12)RSVD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-H323P
				Date	Thursday, November 15, 2018
				Sheet	16 of 59

REVERSE TYPE


TOP: JDIMM1 CONN Non-ECC DIMM




Layout Note:
Place near JDIMM1.257,259




Layout Note:
PLACE THE CAP near JDIMM1. 164




Layout Note:
Place near JDIMM1



Part Number:LTCX0069GA0
Part Value:S SOCKET FOX AS0A827-H2RB-7H 260P DDR4



DIMM Side CPU Side



VREF traces should be at least 20 mils wide with 20 mils spacing to other signals


Security Classification		Compal Secret Data		Compal Electronics, Inc. P18-DDRIV_CHA: DIMMO	
Issued Date	2018/05/17	Deciphered Date	2021/05/17	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev.
				LA-H323P	1.0
Date:	Monday, November 19, 2018	Sheet	17	of	59

CHANNEL-B

STD (5.2 mm)

Interleaved Memory


TOP: JDIMM2 CONN Non-ECC DIMM




PLACE ALL THE BELOW RESISTORS CLOSE TO SODIMM

SPD ADDRESS FOR CHANNEL B :
WRITE ADDRESS: 0XA4
READ ADDRESS: 0XA3
SA0 = 0; SA1 = 1; SA2 = 0.
DDR4 POR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S


Layout Note:
Place near JDIMM2.257,259





Layout Note:
PLACE THE CAP WITHIN 200 MILS
FROM THE JDIMM2



Layout Note:
Place near JDIMM2




Layout Note:
Place near JDIMM2.258




PLACE NEAR TO PIN

Part Number: LTCX0069FA0
Part Value: S SOCKET FOX AS0A827-H2SB-7H 260P DDR4



For ECC DIMM


PLACE NEAR TO SODIMM




VREF traces should be at least 20 mils wide with 20 mils spacing to other signals

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/05/17	Deciphered Date	2021/05/17	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Document Number
				LA-H323P
				Date: Monday, November 19, 2018
				Sheet 18 of 59

Reset Control



CLK_REQ











PCIE CLK


(From PCH CLKOUT0)

PCIE X4 Bus


(Link to CPU Port 1-4)



Place near balls




Place near BGA




Place near balls



Place near BGA




Place near balls




Place near BGA




Place near balls




Place near BGA






Place near balls



Place near BGA




Security Classification	Compal Secret Data		Title	
Issued Date	2018/05/17	Deciphered Date	2021/05/17	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
LA-H323P				Version
Date: Thursday, November 15, 2018				Sheet 19 of 59



GPU Package	PLL Rails	Capacitor Type	Footprint	Population	Location
GB2-64	SP_PLLVDD	0.1 μ F	X7R	0402	1 per ball
GB2B-64	(+ VID_PLLVDD) ¹	10 μ F	X5R	0603	1
GB4B-128		47 μ F	X5R	0805	1
GB3B-256					
Bead Type					
		300 Ω (ESR=0.2 Ω)	0603	1	Near GPU

1. SP_PLLVDD and VID_PLLVDD power rails can be combined for customers who either do not use VGA display or uses VGA display with maximum resolution lower than 1024 x 768 with a 240 Hz refresh rate.

Security Classification	Compal Secret Data		Compal Electronics, Inc. NV(2/5)-IPP ABCDEF DAC XTAL	
Issued Date	2018/05/17	Deciphered Date	2021/05/17	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Date 2021/05/17	Rev V01
Document Number A-H323P			Date 2018/05/17	Rev V01



** XPWR pins are configurable.
These pins are not connected on the substrate.
Therefore, XPWR pins can be assigned as needed,
to improve Top layer routing, power delivery.

Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2018/05/17		Deciphered Date		2021/05/17		Title	
								NV(3/5)-POWER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Document Number		Rev	
						LA-H323P		V0.1	
						Date		Thursday, November 15, 2018	
						Sheet		21 of 59	

4.2.2 I²C Slave Address

N16x GPUs use FCS slave address 0x96h for NVIDIA internal testing. FCS address 0x96h must not be used by other FC devices on the same bus as the GPU to avoid address conflict. The SMB_ALT_ADDR strap does not affect this 0x96h address. Refer to Chapter 15 (Straps) for a list of useful FCS Slave addresses can be used with SMB_ALT_ADDR strapping.

Table 15-8. I2CS Slave Address

SMBUS_ALT_ADDR	Description
0	0x9E (Default)
1	0x9C (Multi-GPU usage)





Table 15-3. GB2B-64, GB4B-128 and GB3B-256 Multi-level Mode Strapping

Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 0	Logical Strapping Bit 0
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Stuff 49.9 kΩ pull-up.			
STRAP1	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Do not stuff.			
STRAP2				
STRAP3				
STRAP4				




Table 15-3. GB2B-64, GB4B-128 and GB3B-256 Multi-level Mode Strapping

Strap Pin Name	Logical Strapping Bit	Logical Strapping Bit	Logical Strapping Bit	Logical Strapping Bit
	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SCLK				
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAPO	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Stuff 49.9 kΩ pull-up.			
STRAPI1	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Do not stuff.			
STRAPI2				
STRAPI3				
STRAPI4				

Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN		Pull-Down to GND	
4.99 kΩ	1000	0x08 M2G	0000	0x00
10.0 kΩ	1001	0x09 H001	0001	0x01
20.0 kΩ	1010	0x0A	0010	0x02
20.0 kΩ	1011	0x0B	0011	0x03
24.9 kΩ	1100	0x0C	0100	0x04
30.1 kΩ	1101	0x0D	0101	0x05
34.8 kΩ	1110	0x0E	0110	0x06
45.9 kΩ	1111	0x0F	0111	0x07

N16V-GMR1 and N16S-LG/-GMR/-GTR GDDR5 Recommended Memories


Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade (MHz)	Memory Data Code Minimum	Status
Micron	MT51J256M32HF-80:B	B-die	0x8	3000	N/A	Substitution allowed with waiver ²
Hynix	H5GC8H24AJR-R2C	A-die	0x9	3000	N/A	Substitution allowed with waiver ²

N17S-G0/G2 GDDR5 Recommended Memories


Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade
Micron	MT51J256M32HF-80:B	B-die	0x9	8 Gbps
Hynix	H5GC8H24AJR-R2C	A-die	0xA	8 Gbps

Table 5.3 RAMCFG


Strap Pins <small>see Note</small>			RAMCFG Setting Number
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)
L	L	L	0 (0x0000)
L	L	H	1 (0x0001)
L	H	L	2 (0x0002)
L	H	H	3 (0x0003)
H	L	L	4 (0x0004)
H	L	H	5 (0x0005)
H	H	L	6 (0x0006)
H	H	H	7 (0x0007)
L	L	M	8 (0x0008)
L	M	L	9 (0x0009) M2G
L	M	H	10 (0x000A) H2G
L	H	M	11 (0x000B)
M	L	L	12 (0x000C)
M	L	H	13 (0x000D)



STRAP




STRAP



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2018/05/17	Deciphered Date		2021/05/17	Doc Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONIC CORP. AUTHORIZED BY COMPAL ELECTRONICS, INC. NO OTHER INFORMATION SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Date	Thursday, November 15, 2018	Sheet 22 of 58

+3VS to +3VS_DGPU



+3VS to +3VS_DGPU_AON





Table 3-7. Power Rail Specification for DDR3 Frame Buffer Interface

Constraint Parameter	Requirement
FBVDDQ/FBVDD	1.5 V (DDR3) or 1.35V (DDR3L)
DC tolerance	± 3%
AC tolerance	Transient noise tolerance: 80 mV pk-pk within 20 MHz BW High frequency noise tolerance: 200 mV pk-pk within 1 GHz BW





Figure 18-7. Optimus Entry/Exit Timing Diagram

Table 18-1. Optimus Timing Parameters

Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PWR_EN=0	>0	5	ms
T1	All GPU power rail up and stable to PEX_RST# de-assertion	0.1	5	ms

+1.05V_PRIM to +1.0VS_DGPU



For GPU Sequence
RV85 change from 10K to 1K
2018/6/26

Table 5. EDP-Continuous³

Products	VRAM Type	GPU Core		GPU FBIO		FB Total ^{1,5}		1.05V Total ²	3.3V Total
		—	—	1.5V ⁴	1.35V ⁴	1.5V ⁴	1.35V ⁴	1.05V ⁴	3.3V ⁴
N16S-GMR	GDDR5	19.0	—	2.0	—	4.2	0.80	0.06	0.06
	DDR3/L	21.0	1.4	1.4	2.4	2.3	0.80	0.06	0.06
N16S-GTR	GDDR5	26.5	—	2.0	—	4.2	0.80	0.06	0.06
	DDR3/L	26.0	1.4	1.4	2.4	2.3	0.80	0.06	0.06

Table 3-15. PCI Express Power Rails Specification

GPU Package	Power Rails	Voltage	Transient Noise
GB2-64/ GB2B-64	PEX_IOVDD/Q and PEX_PLLVDD	1.05 V ± 30 mV or 1.0 V ± 15mV	100 mV pk-pk within 20 MHz (1.05V) or 70 mV pk-pk within 20 MHz (1.0V)





Figure 18-15. GC6 2.0 Entry/Exit Sequence Timing Diagram

Table 18-3. GC6 2.0 Entry/Exit Sequence Timing Parameters

Symbol	Description	Min	Max	Unit
T0	GPU_EVENT# assertion period	0.001	N/A	ms
T1	3V3_MAIN_EN assertion to all power rails up and stable	0.04	4	ms

Note:

- The ramp time for any rail must be more than 40 µs and is recommended to be less than 2ms.




Notes: - All 3.3V includes all rails powered at 3.3V
- PEX_VDD 1.05V includes all rails that are shared


Figure 3-7. Example of Power-Up Sequencing Order

Memory Partition A

MF=0




MF=1




Security Classification		Compel Secret Data		Compel Electronics, Inc.	
Issued Date	2018/05/17	Deciphered Date	2021/05/17	Title	N16P GDDR5 A
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPTEL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPTEL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPTEL ELECTRONICS, INC.					Document Number LA-H323P
					Rev V0.1
					Date: Thursday, November 15, 2018 Sheet 25 of 59

EDP Power




*UG1 +LCDVDD Current Limit : 0.8A


*UG1 +LCDVDD Current Limit : 0.8A








Camera




Touch Screen



Touch Screen Power Selection:



eDP



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/05/17	Deciphered Date	2021/05/17	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. TO ANY OTHER DEPARTMENT OR PERSON WITHOUT THE WRITTEN CONSENT OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-H323P	VC
Date:	Monday, November 19, 2018		Sheet	27	of 59







<CPU>

1.3.2 Digital Display Interface Signal Mapping


Table 1-4. Digital Display Interface Signal Mapping

Port	DDI PROCESSOR Pin Names	Display Port Mapping	HDMI* Mapping
Port 1	DDI1_TXN[0]	DDI1_LANE0_DN	HDMI_KC_TX2_DN
	DDI1_TXP[0]	DDI1_LANE0_DP	HDMI_KC_TX2_DP
	DDI1_TXN[1]	DDI1_LANE1_DN	HDMI_KC_TX1_DN
	DDI1_TXP[1]	DDI1_LANE1_DP	HDMI_KC_TX1_DP
	DDI1_TXN[2]	DDI1_LANE2_DN	HDMI_KC_TX0_DN
	DDI1_TXP[2]	DDI1_LANE2_DP	HDMI_KC_TX0_DP
	DDI1_TXN[3]	DDI1_LANE3_DN	HDMI_KC_CLK_DN
	DDI1_TXP[3]	DDI1_LANE3_DP	HDMI_KC_CLK_DP
	DDPB_HPD	DDI1_HPD_Q	DDI1_HPD_Q
	DDPB_CTRLCLK	NA	DDI1_CTRL_CLK
	DDPB_CTRLDATA	NA	DDI1_CTRL_DATA
	DDI1_TXN[0]	DDI1_LANE0_DN	HDMI_KC_TX2_DN
	DDI1_TXP[0]	DDI1_LANE0_DP	HDMI_KC_TX2_DP
	DDI1_TXN[1]	DDI1_LANE1_DN	HDMI_KC_TX1_DN
	DDI1_TXP[1]	DDI1_LANE1_DP	HDMI_KC_TX1_DP


*DDA30_LA-F292PR02: RS_8.2ohm_RP_360ohm



Security Classification		Compal Secret Data		Title	
Issued Date	2018/05/17	Deciphered Date	2021/05/17	HDMI Conn/Level shift	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-H323P	V0.1
				Date: Thursday, November 15, 2018	Sheet 28 of 59





JWLAN




2018/06/22
ADD RC183
ADD RC72 and Change from 49.9K to 20K

CNVI BRI RSP R RC72 1 CNVI@ 2 20K 0402 5%
CNVI RGI DT R RC183 1 CNVI@ 2 20K 0201 5%




Security Classification		Compal Secret Data		Title	
Issued Date	2018/05/17	Deciphered Date	2021/05/17	WLAN-BT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-H323P	V0.1
				Date	Monday, November 19, 2018
				Sheet	30 of 59



JSSSD

<SSD>

Key TYP. M



36.3.2.4 AC Capacitor General Guidelines for M.2 SSD Storage Routing on SATA / PCI Express* Multiplexed Ports

The following table summarizes the AC capacitor requirements on the motherboard when using the SATA/PCIe* multiplexed ports.

Note: When SATA and PCIe* are muxed, always route according to SATA design guidelines. SATA does not support signal polarity reversal and does not support lane reversal.



39	GND	PCIeM/Ms_DD90000N90_M2VLW110HMLH-000H1_F73H1Q_0FH	40	GND	Return Current Path
41	PET10	PCIe TX	42	N/C	
43	PET10	PCIe TX	44	N/C	
45	GND	Return current path	46	N/C	
47	PER10	PCIe Rx	48	N/C	
49	PER10	PCIe Rx	50	PERST#	
51	GND	Return current path	52	CLKREQ#	

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/05/17	Deciphered Date	2021/05/17	Title	M.2 SSD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-H323P
				Date:	Monday, November 19, 2018
				Sheet	31 of 59


Figure 6-2. Supported PCH PCI Express* Link Configurations

PCH-LP	PCIe* Controller #1	PCIe* Controller #2	PCIe* Controller #3	PCIe* Controller #4
Flex I/O Lane	0	1	2	3
PCIe* Lane	1	2	3	4
Premium-U	1x4	RP1	RP5	RP9
	1x4 LR	RP1	RP5	RP9
	2x2	RP1	RP3	RP5
	1x2+2x1	RP1	RP3	RP5
	2x1+1x2	RP1	RP3	RP5
	4x1	RP1	RP2	RP3


UA1



Place RA51/RA52/RA53 on mount of UA1 BOT side




PC Beep




Close to Codec pin34

2018/06/22
RA17 10K Change to 20K


Headphone





2018/06/28
Add CA45, CA46, CA47




Internal SPK





wide 40 MIL





Security Classification		Compal Secret Data		Title	
Issued Date	2018/05/17	Deciphered Date	2021/05/17	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				AUDIO ALC3258-CG	
Date: Monday, November 19, 2018				Document Number	Rev V0.1
				LA-H323P	
				Sheet	32 of 59




TPM2.0





Finger Printer



Screw Hole





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/05/17	Deciphered Date	2021/05/17	Title	TPM/Screw
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-H323P
				Date	Thursday, November 15, 2018
				Sheet	35 of 59
				Rev	V0.1



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2018/05/17		Deciphered Date		2021/05/17	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		FAN	
				Document Number		LA-H323P	
				Date		Monday, November 19, 2018	
				Sheet		36 of 59	
				Rev		V0.1	
				Customer			





2.5" SATA HDD

<PV> change short pad









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/05/17	Deciphered Date	2021/05/17	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD/ODD Conn	
				Document Number	Rev
				LA-H323P	V0.1
				Date:	Thursday, November 15, 2018
				Sheet	37 of 59


Type-C - USB only




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2017/04/10				Deciphered Date			
2017/04/10				2019/12/15				Title			
2019/12/15				Type-C Conn				Document Number			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer				LA-H323P			
Date:				Monday, November 19, 2018				Sheet 38 of 59			
Rev				V0.1							







Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2018/05/17		Deciphered Date		2021/05/17		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA3320 DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								USB 3.0/2.0 conn					
								Customer		Document Number		Rev	
								LA-H323P		V0.1			
Date:		Thursday, November 15, 2018		Sheet		39		of		59			



ESD Diode




Lid Switch (Hall Effect Sensor)




CR/B


Card reader




HDD LED/ POWER LED



Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2018/05/17		Deciphered Date		2021/05/17		Title		IO CON					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA33 DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.										Rev					
										Docu		ment Number		Rev	
										LA-H323P		V0.1			
										Date:		Monday, November 19, 2018		Sheet 40 of 59	







For +1.8V_PRIM Discharge




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2018/05/17		Deciphered Date		2021/05/17		Title	
										DC Interface	
										Document Number	
										LA-H323P	
										Date: Monday, November 19, 2018	
										Sheet 41 of 59	
										Rev V0.1	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title	DC Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LAH323P
				Date:	Monday, November 19, 2018
				Sheet	82 of 99
				Rev	v0.3





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title	BATT Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LAH323P
				Date:	Monday, November 19, 2018
				Sheet	83 of 99
				Rev	v0.3


Protection for reverse input









Security Classification		Compal Secret Data		Title	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	3VALW/5VALW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LAH323P
				Rev	v0.3
Date: Monday, November 18, 2016				Sheet	65 of 99










PWM-VID Spec and component Values


PWM-VID Spec	Config B
Vmin	0.6V
Vmax	1.2V
Vboot	0.9V
Voltage	0.25mV
N of Voltage level	96
Rrefadj	PRV10 20K
Rref1	PRV8 20K
Rboot	PRV9 2K
Rref2=PRV8+PRV11	PRV11 18K
	PRV13 0
C	PCV13 2.7nF

VGA Chip	N16S-GTR
OpenVReg Configurations	Config B
Rated TDP	18W
Power at 50/100% GPU Total at Tj=102C	23W
EDP-Continuous at Tj=102C	26A
EDP-Peak at Tj=102C	51A
Istep max (Evaluation)	36.36A
OCF Setting	61A
RUCSET	9.76K
Recommendation	2phase







+VGA_CORE



+VGA_CORE



+VGA_CORE




MX110@ PCV35
330U_D1_2VY_R9M
N17@ PCV35
560U_D2_2VM_R4.5M

MX110
330uF X 2
47uF_0603X1
22uF_0603 X 1
1uF_0201 X 4
4.7uF_0402 X15

MX130
330uF X 1
560uF X 1
47uF_0603X1
22uF_0603 X 1
1uF_0201 X 4
4.7uF_0402 X15

MX250 (N17@)
330uF X 1
560uFX1
47uF_0603X1
22uF_0603 X 4
1uF_0201 X 5
10uF_0603X11
4.7uF_0402 X16

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2018/09/01	Title	VGA CHIP DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESPONSIBILITY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev v0.3
				Date:	Thursday, November 15, 2018
				Sheet	93 of 99



SOC SMBUS Address Table

SOC_SMBUS Net Name	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
SMBCLK SMBDATA	+3V_PRIM	DIMM1	0x50	0xA0	0xA1
		DIMM2	0x52	0xA4	0xA5
		Touch PAD	0x2C	0x58	0x59

EC SMBUS Address Table (TBC)

EC_SMBUS Port	Power Rail	Device	Address (7 bit)
SMBUS Port 1	+3VL_EC	BAT	0x16
		CHGR	0x12
SMBUS Port 2	+3VS	dGPU	
		Thermal Sensor	0x90
		PCH	

Power State

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)		HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF

<USB2.0 port>

USB2.0 port	DESTINATION
1	USB3.0(S/B)
2	USB3.0(S/B)
3	USB3.0 Type-C
4	Card Reader
5	Camera
6	FPR
7	TS
8	X
9	X
10	BT

<PCI-E,SATA,USB3.0/CLK>

Lane#	PCI-E	SATA	USB3.0	DESTINATION	CLK
0	1		1	USB3.0 Type-C	X
1	2		2		
2	3		3	USB3.0(S/B)	X
3	4		4	USB3.0(S/B)	X
4	5		5	GPU(DIS only)	CLK0
5	6		6		
6	7				
7	8			LAN	CLK1
8	9				
9	10			WLAN	CLK2
10	11	0		HDD	X
11	12	1a		X	X
12	13			PCIe x4	X
13	14				
14	15	1b			
15	16	2		SATA SSD	X

Power rail	Control (EC)	Source (CPU)
+RTCVCC	X	X
VIN	X	X
BATT+	X	X
B+	X	X
+VL	X	X
+3VL	X	X
+5VALW	EC_ON	X
+3VALW	EC_ON	X
+3VALW_EC	EC_ON	X
+3V_PCH	PCH_PWR_EN	X
+1.2V_VDDQ	SYSON	PM_SLP_S5#/PM_SLP_S4#
+5VS	SUSP#	PM_SLP_S3#
+3VS	SUSP#	PM_SLP_S3#
+1.5VS	SUSP#	PM_SLP_S3#
+1.05VS	SUSP#	PM_SLP_S3#
+0.6V_0.6VS	SUSP#	
+VCC_CORE	X	VR12.5_VR_ON

BOM Structure Table (1/2)

Function	Stuff	Un-Stuff
DGPU SKU	PX@	
UMA SKU	UMA@	
TPM	TPM@	

ZZZ WHL-2G PCB 2G@ DA68023X000 PCB 2DM LA-Q77FP REV0 M/B 3	ZZZ WHL-2G PCB 4G@ DA8001H5000 PCB 2H LA-H324P REV0 M/B 5
--	---

ZZZ EMC for EE 2G_X4E@ X4EAPU03L01 SMT EMC FOR EE AH323 FPW50	ZZZ EMC for EE 4G_X4E@ X4EADQ32L01 SMT EMC FOR EE AH324 FPW50
---	---

45@	ROYALTY HDMI W/LOGO
Part Number	Description
80000002188	HDMI W/Logo/RO000002188
RO0000003HM	

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/05/17	Deciphered Date	2021/05/17	Title
				Notes List
				Document Number Custom LA-H323P
				Date: Thursday, November 15, 2018 Sheet 3 of 59